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Abstract-A circuit is described that, with only modest constraints, allows a computer 
clock signal derived from a crystal to be started at an arbitrary time and later be 
stopped. The clock may not be practical in the form described, but does demonstrate the 
existence of a “stoppable” crystal clock, a device that may be useful in the design of 
failure-free communication links in multiclock systems. 
1. INTRODUCTION 
Many trends are leading computer systems away from isolated, independent systems toward 
distributed, cooperating systems. As these systems grow in complexity the design methodology 
that prescribes a global, fixed-frequency clock becomes increasingly difficult to implement. The 
nation’s telecommunications system, once based on a single global clock, is now facing a 
multiclock future as a result of competition and divestiture. International communication also 
requires a multiclock approach since no nation would feel secure depending on another for the 
time basis of its computer networks. The direction for future computing is toward concurrency 
and parallelism with systems planned that are composed of hundreds to hundreds of thousands 
of processors, each possibly with its own clock. The high speeds possible on future computer 
chips exceed those possible for signalling between chips, compounding distribution problems for a 
global clock. 
Communication between two or more systems operating asynchronously or on independent 
clocks raises problems associated with reliability because under such circumstances it is not 
possible to guarantee that device specifications (setup and hold time constraints) will be 
satisfied by input signals. In particular, for multiclock systems there is, in general, an unknown 
relationship between the frequency and the phase of the clocks used in intersystem signalling. 
The resultant violation of setup and hold time constraints can lead to subtle malfunctions that 
are transient, hard to correct and occasionally devastating. 
For many years the traditional design technique for treating these problems has been the 
synchronizer, a flipflop added to a communication path to convert logic signals produced by an 
independent source to the time base of a fixed-period receiver clock [I]. Synchronizers do not 
provide a perfect solution to this problem [l-3], but they do make it possible for the designer to 
reduce the probability of failure [4]. That they do not provide a solution for which the 
probability of failure is zero has been proved under rather general circumstances [5,6]. 
2. STOPPABLE CLOCK SYSTEMS 
By relaxing the fixed-period characteristic of the receiver clock it becomes possible to 
produce a failure-free method for communication between two systems with asynchronous time 
bases. Such a system was first described by P&houzek [7] and requires a “stoppable” clock [8,4] 
and an “indicating” flipflop [9,10]. Molnar, et al (111 d escribe a design methodology that 
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utilizes Q-modules based on a Q-flop, a carefully analyzed elaboration of the indicating flipflop. 
Lim [12] presents an alternate, rather general, design methodology, but does not present 
practical design details. Lim and C ox 1131 analyze the variations in clock period that result 
from a stoppable clock adapting to occasional violations of setup and hold constraints within a 
multiclock system. 
The period of the stoppable clock described by P&houzek [7] is determined by a de1a.y 
element and consequently is subject to the usual variations common to temperature sensitive 
components. In addition, the accuracy with which the delay can be set is not as high as 
demanded by many computer system applications. Crystal clocks are essentially free of these 
undesirable properties, but heretofore ha.ve not been applied to service as a stoppable clock 
because the highly resonant circuit in which the crystal oscillates cannot be turned ofl and on 
quickly. 
3. A STOPPABLE CRYSTAL CLOCK 
The design of a stoppable crystal clock can be based on the synthesis of a sinusoid of 
arbitrary phase from two sinusoids whose phases are separated by 90 degrees. It is not clear 
that this design is practical and useful, but it does indicate that there is no fundamental 
difficulty that precludes the design of a stoppable crystal clock. 
Assume a crystal oscillator that produces waveforms sinwt and coswt. If these waveforms 
are sampled at time u, then a synthesized sinusoid s(t) with phase origin at time u can be _ 
obtained through use of the simple trigonometric identity. 
s(t) = coswu sinwt - sinwu coswt = sinw(t-u) 
A squarewave clock signal can be produced from the sign, sgn(s(t)), of this waveform. The 
positive-going zero crossings of this waveform occur precisely at multiples of the crystal-clock 
period after the arbitrary time u. 
A stoppable clock uses a pause signal which, when asserted, stops the clock before the next 
zero crossing and starts it again immediately upon removal of the pause signal. The block 
diagram of Figure 1 shows a stoppable crystal clock based on these ideas. 
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Figure 1. Block diagram for a stoppable crystal clock. 
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4. PRACTICAL CONSIDERATIONS 
A number of practical considerations compromise the usefulness of the circuit of Figure 1. 
Delays through the various elements are assumed to be negligible restricting the use of the 
circuit to clocks whose period is large compared to these delays. Elaborations of the 
circuit may moderate this restriction. 
When the pause signal is not asserted, the output of the sample and hold circuit must hold 
constant the two voltages sinwu and COBWU. Drift in these voltages will produce a phase 
change compromising the stability of the clock. If the sample and hold output can be 
made to drift to a preferred value, stable operation is maintained except for a period of 
time following the removal of the pause signal. 
To avoid synchronizer problems (which the circuit is designed to eliminate) the sample and 
hold, multiplier and comparator circuits must operate in the analog domain. Fast, four- 
quadrant multipliers are difficult to design, but a three-phase clock scheme is possible that 
requires only two-quadrant multipliers. 
The circuit will operate correctly only if pause rises during the assertion of the comparator 
output and falls after the next zero-crossing of the comparator output. The constraints on 
the transitions of the pause signal must be maintained by an external circuit, making this 
stoppable crystal clock not the exact equivalent of the delay-based version. 
An offset is necessary in the output of the comparator to insure proper input levels for the 
OR gate. Standard design techniques are available to achieve reliable operation at this 
interface. 
There may be important problems beyond those listed and there may be serious performance 
penalties (clock speed, stability and pause recovery) associated with these problems, but 
reliability need not be included in the list. 
5. IS A STOPPABLE CRYSTAL CLOCK WORTH THE TROUBLE? 
Only time will tell whether a stoppable crystal clock is worth the trouble. Compact VLSI 
implementations could help to overcome difficulties resulting from circuit complexity. Systems 
with very low probability of failure may be a more practical approach than the more complex 
clock suggested here. Perhaps as a result of the limited range of applications, or insignificant 
performance gains over delay-based stoppable clocks, crystal-based stoppable clocks may never 
find practical use. Even so, it is pleasing to know they exist. 
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